Results - EECT 6325 - UTD TRENDS

Min Letter Grade

Min Rating

Semesters

Section Types

Teaching in

Min Letter Grade

Min Rating

Semesters

Section Types

Teaching Next Semester

VLSI Design

EECT 6325

Erik Jonsson School of Engineering and Computer Science

Introduction to MOS transistors. Analysis of the CMOS inverter. Combinational and sequential design techniques in VLSI; issues in static, transmission gate and dynamic logic design. Design and layout of complex gates, latches and flip-flops, arithmetic circuits, memory structures. Low power digital design. The method of logical effort. CMOS technology. Use of CAD tools to design, layout, check, extract and simulate a small project. 3 credit hours.

Prerequisites: EE 3301 and EE 3320 or equivalent.

Offering Frequency: Each semester

Grades: 335

Median GPA: B+

Mean GPA: 3.310

Grades:

Median GPA:

Mean GPA:

Search Results