Grades:
Median GPA:
Mean GPA:
5.0
Professor rating
5.0
Difficulty
1,000
Ratings given
99%
Would take again
Visit Rate My Professors
Grades:
Median GPA:
Mean GPA:
Click a checkbox to add something to compare.
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
Grades: 739
Median GPA: B+
Mean GPA: 3.302
3.7
Professor rating
3.1
Difficulty
25
Ratings given
40%
Would take again
Design and Analysis of Reconfigurable Systems
EEDG 6370
Erik Jonsson School of Engineering and Computer Science
Introduction to reconfigurable computing. Review different programmable architectures. Software environments for reconfigurable systems and CAD flow, including High-level Synthesis (HLS), logic synthesis, technology mapping, and place and route. Emphasis on using ANSI-C, C++, or SystemC instead of Verilog or VHDL. Theory of HLS process including technology independent optimizations, resource allocation, scheduling, and binding stages. Use of FPGAs in applications including emulation, data centers, custom computing, and embedded application-based computing. Students will design different hardware accelerators using HLS and prototype them on an FPGA. 3 credit hours.
Prerequisite: EE 3320 or equivalent.
Offering Frequency: Based on student interest and instructor availability
Grades: 124
Median GPA: A-
Mean GPA: 3.486
Click a checkbox to add something to compare.
Grades: 739
Median GPA: B+
Mean GPA: 3.302
3.7
Professor rating
3.1
Difficulty
25
Ratings given
40%
Would take again
Design and Analysis of Reconfigurable Systems
EEDG 6370
Erik Jonsson School of Engineering and Computer Science
Introduction to reconfigurable computing. Review different programmable architectures. Software environments for reconfigurable systems and CAD flow, including High-level Synthesis (HLS), logic synthesis, technology mapping, and place and route. Emphasis on using ANSI-C, C++, or SystemC instead of Verilog or VHDL. Theory of HLS process including technology independent optimizations, resource allocation, scheduling, and binding stages. Use of FPGAs in applications including emulation, data centers, custom computing, and embedded application-based computing. Students will design different hardware accelerators using HLS and prototype them on an FPGA. 3 credit hours.
Prerequisite: EE 3320 or equivalent.
Offering Frequency: Based on student interest and instructor availability
Grades: 124
Median GPA: A-
Mean GPA: 3.486
Click a checkbox to add something to compare.
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
