Grades:
Median GPA:
Mean GPA:
Click a checkbox to add something to compare.
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
UTD TRENDSGrades:
Median GPA:
Mean GPA:
Click a checkbox to add something to compare.
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
Design Automation of VLSI Systems
CE 6375
Erik Jonsson School of Engineering and Computer Science
This course deals with various topics related to the development of CAD tools for VLSI systems design. Algorithms, data structures, heuristics and design methodologies behind CAD tools. Design and analysis of algorithms for layout, circuit partitioning, placement, routing, chip floor planning, and design rule checking (DRC). Introduction to CAD algorithms for RTL and behavior level synthesis, module generators, and silicon compilation. 3 credit hours.
Offering Frequency: Each year
Click a checkbox to add something to compare.
Design Automation of VLSI Systems
CE 6375
Erik Jonsson School of Engineering and Computer Science
This course deals with various topics related to the development of CAD tools for VLSI systems design. Algorithms, data structures, heuristics and design methodologies behind CAD tools. Design and analysis of algorithms for layout, circuit partitioning, placement, routing, chip floor planning, and design rule checking (DRC). Introduction to CAD algorithms for RTL and behavior level synthesis, module generators, and silicon compilation. 3 credit hours.
Offering Frequency: Each year
Click a checkbox to add something to compare.