My PlannerExplore and compare past grades, professor ratings, and reviews to find the perfect class.
Grades:
Median GPA:
Mean GPA:
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
Grades:
Median GPA:
Mean GPA:
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
Search Results
| Name | Grades | Rating |
|---|---|---|
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
A+ | ||
Search Results
| Name | Grades | Rating | |||
|---|---|---|---|---|---|
Not teaching in Spring 2026 | |||||
CE 6370 (Overall) | |||||
A- | |||||
CE 6370 Dinesh Bhatia | |||||
A- | |||||
CE 6370 Benjamin Carrion Schaefer | |||||
A- | |||||
Search Results
| Name | Grades | Rating | |||
|---|---|---|---|---|---|
Not teaching in Spring 2026 | |||||
CE 6370 (Overall) | |||||
A- | |||||
CE 6370 Dinesh Bhatia | |||||
A- | |||||
CE 6370 Benjamin Carrion Schaefer | |||||
A- | |||||
Design and Analysis of Reconfigurable Systems
CE 6370
Erik Jonsson School of Engineering and Computer Science
Introduction to reconfigurable computing. Review different programmable architectures. Software environments for reconfigurable systems and CAD flow, including High-level Synthesis (HLS), logic synthesis, technology mapping, and place and route. Emphasis on using ANSI-C, C++, or SystemC instead of Verilog or VHDL. Theory of HLS process including technology independent optimizations, resource allocation, scheduling, and binding stages. Use of FPGAs in applications including emulation, data centers, custom computing, and embedded application-based computing. Students will design different hardware accelerators using HLS and prototype them on an FPGA. 3 credit hours.
Prerequisite: EE 3320 or equivalent.
Offering Frequency: Based on student interest and instructor availability
Grades: 76
Median GPA: A-
Mean GPA: 3.650
Click a checkbox to add something to compare.
Design and Analysis of Reconfigurable Systems
CE 6370
Erik Jonsson School of Engineering and Computer Science
Introduction to reconfigurable computing. Review different programmable architectures. Software environments for reconfigurable systems and CAD flow, including High-level Synthesis (HLS), logic synthesis, technology mapping, and place and route. Emphasis on using ANSI-C, C++, or SystemC instead of Verilog or VHDL. Theory of HLS process including technology independent optimizations, resource allocation, scheduling, and binding stages. Use of FPGAs in applications including emulation, data centers, custom computing, and embedded application-based computing. Students will design different hardware accelerators using HLS and prototype them on an FPGA. 3 credit hours.
Prerequisite: EE 3320 or equivalent.
Offering Frequency: Based on student interest and instructor availability
Grades: 76
Median GPA: A-
Mean GPA: 3.650
Click a checkbox to add something to compare.