Results - CE 6301 - UTD TRENDS

Min Letter Grade

Min Rating

Semesters

Teaching Next Semester

Advanced Digital Logic

CE 6301

Erik Jonsson School of Engineering and Computer Science

Modern design techniques for digital logic. Logic synthesis and design methodology. Link between front-end and back-end design flows. Field programmable gate arrays and reconfigurable digital systems. Introduction to testing, simulation, fault diagnosis and design for testability. 3 credit hours.

Prerequisites: EE 3320 or equivalent and background in VHDL/Verilog.

Offering Frequency: Every two years

Grades: 227

Median GPA: A

Mean GPA: 3.666

Grades:

Median GPA:

Mean GPA:

Search Results